An Evaluation of Using CCIX for Cache-Coherent Host-FPGA Interfacing

Sajjad Tamimi, Florian Stock, Arthur Bernhardt, Ilia Petrov, Andreas Koch



The 30th IEEE International Symposium On Field-Programmable Custom Computing Machines FCCM 2022

Motivation and Goal

- PCI Express (PCIe)
 - Optimized for high-throughput bulk transfers
 - Not efficient for small transfer sizes (cache-line size)
 - No cache-coherency between host and accelerator
- Cache-coherent SVM interconnects
 - Cache-Coherent Interconnect for Accelerators (CCIX)
 - Compute Express Link (CXL)
- Examining the use of CCIX cache-coherent host-FPGA interfacing
 - Low-level measurements
 - Application-level use-case
- Database Management System (DBMS)
- Near-Data Processing (NDP)











CCIX background

- Cache Coherent Interconnect for Accelerators (CCIX)
 - Advanced I/O interconnect (chip-to-chip interconnect)
 - Share data in a cache-coherent manner
 - Set of specifications
 - Extension to standard PCIe specification
- CCIX agent types:
 - Home Agent (HA)
 - Request Agent (RA)
- CCIX-enable devices:
 - Xilinx Alveo U280
 - Versal ACAP (VCK5000)
 - ARM Neoverse N1-SDP





CCIX Architecture and FPGA SoC

- System-on-Chip for request agent on
 - Virtex UltraScale+ HBM (AU280)
 - Versal ACAP (VCK5000)
- Address Translation Service (ATS)
 - Using virtual address
 - Address Translation Cache (ATC)
- CCIX timing model







XDMA PCIe block

PCle

controller

CCIX VC1

PCIe VC0

ATS switch

AXIS to

CCIX Stream (CXS)

Virtex UltraScale+ HBM (AU280)

HW accelerator

System Cache

(CCIX+ATS)

(128 KiB & 64B)

CXS0 Tx CXS0_Rx

> CQ RC

> CC RQ

Measurement Setup



UNIVERSITÄ

Exp. 1: CCIX vs PCIe - Latency and Throughput

- Assumption .
 - No address translation
 - PCIe traffic _
 - TaPaSCo DMA-engine
 - Physical address •
- Read from host
 - Better latency for less than 4KiB
 - Optimized packet protocol
- Write to host
 - Longer latency
- Read throughput (CCIX/PCIe)
 - 1KiB (3.3X) —
 - 32KiB (0.87X)





4096

8192

16384

2048

1024

1000

500

32

64

128

256

512

Transfer Size (B)

Exp. 2: Cost of Address Translation

- Assumption
 - withATS: SC miss + ATC miss
 - noATS: SC miss + ATC hit
- Small transfers:
 - ATS overhead is **3X** of transfers
- Big transfers (>32KiB)
 - Transfer latency dominates the ATS overhead
 - Size \uparrow → #ATS req. \uparrow
- Eliminating ATS latency
 - Linux huge page







Exp. 3: Data-Locality

- Assumption
 - data-local: SC hit
 - data-remote: SC miss
 - No address translation
- data-remote
 - PCIe latency
 - Host latency (HA)
- data-local (AU280)
 - Write: ~80ns
 - Read: ~100ns
- data-local (VCK5000)
 - Write: ~150ns
 - Read: ~170ns







UNIVERSITÄ DARMSTAD

Exp. 4: Coherency Efforts

- Simultaneously accessed and modified by the host and the accelerator
- Increasing degree of contention (with shrinking address range)
 - → Increasing efforts required to maintain coherency
- 1200 FPGA latency 32 KiB Latency (ns) Host latency 2X1024 random accesses 1000 800 No address translation 1200 128 KiB atency (ns) 1000 600 400 Coherency effort mostly affects the host's accesses latency FPGA-side accesses stays almost constant 2 MiB Latency (ns) 1000 800 600 400 0 256 512 768 1024 Number of Accesses



Database Application: Motivation

- Near-Data Processing (NDP)
 - Reduce data transfer
 - Improve overall system performance
- Read-Only NDP
 - Intervention-free
- Update NDP
 - Concurrent modifications to the same record
 - Host modifies data
 - NDP modifies data in-situ
 - write/write conflict
 - Synchronization problems



Multiple version branches cause unresolvable inconsistencies!





UNIVERSITÄT DARMSTADT

Database Application: Proposed Approach

- Goal: Enabling synchronization mechanisms between DBMS and smart storage
- neoDBMS architecture
- Shared lock-table
 - Handle write/write conflict
 - CCIX-based solution







TECHNISCH

UNIVERSITÄT DARMSTADT

Database Application: Evaluation

- Continuously creating lock requests
 - Smart storage: Alveo U280
 - NeoDBMS: N1-SDP platform



Host and smart storage synchronization is enabled with very low overhead!



Thanks for your attention!



